What is Claimed is:

An apparatus for cache flushing, comprising:

a list structure for tracking the status of a plurality of cache entries, wherein said list structure is located outside the cache;

a query mechanism for checking said list structure for the state of a cache entry;

and

a cache flush mechanism, logically coupled to said list structure and the cache, for flushing a cache entry and for modifying said list structure to reflect the flushed state.

2. An apparatus in accordance with claim 1, wherein: said list structure comprises one bit per cache line.

3. An apparatus in accordance with claim 1, wherein: said list structure comprises one bit per plurality of cache lines.

4. An apparatus in accordance with claim 1, wherein: said list structure comprises one bit per cache way.

5. An apparatus in accordance with claim 1, further comprising:

one bit per a variable number of cache lines; and

wherein the logical arrangement of said list structure conforms to said variable

Docket No.: 2207/11305 27388_1.DOC

- 17 -

number.

- 6. An apparatus in accordance with claim 5, wherein: said variable number is set by an operating system.
- 7. An apparatus in accordance with claim 1, wherein:

 the logical arrangement of said list structure matches the architecture of a cache.
- 8. An apparatus in accordance with claim 1, wherein:
 said cache flush mechanism modifies a cache state responsive to the results of a
 query of the said list structure.
- 9. An apparatus in accordance with claim 8, wherein:
 said cache flush mechanism is logically coupled to a higher level cache for writing
 back modified data.
- 10. An apparatus in accordance with claim 8, wherein:
 said cache flush mechanism based on the said list structure is logically coupled to a
 higher level cache for evicting modified data.

Docket No.: 2207/11305

27388_1.DOC

11. An apparatus in accordance with claim 8, wherein:
said cache flush mechanism is logically coupled to the main memory for writing
back modified data.

12. An apparatus in accordance with claim 8, wherein:
said cache flush mechanism is logically coupled to the main memory for evicting modified data..

- 13. An apparatus in accordance with claim 1, wherein: said list structure is located in random access memory (RAM).
- 14. An apparatus in accordance with claim 1, wherein: said list structure is located on the die.
- 15. An apparatus in accordance with claim 1, further comprising:

 a snoop command interpreter for checking said list structure in response to a snoop command.
- 16. In a computer system with a cache memory, an apparatus for flushing the cache, comprising:

a list structure for recording modifications to a plurality of cache entries;

Docket No.: 2207/11305 27388_1.DOC a cache controller adapted to query said list structure for modifications to said plurality of cache entries and generate a list of cache write-back instructions; and wherein said cache controller invalidates said plurality of cache entries corresponding to said list of dache write-back instructions.

- 17. An apparatus in accordance with claim 16, wherein: said list structure is a full list.
- 18. An apparatus in accordance with claim 16, wherein: said list structure is a partial list.
- 19. An apparatus in accordance with claim 18, wherein:
 said full list comprises one entry per cache line.
- 20. An apparatus in accordance with claim 18, wherein: said partial list comprises one entry per plurality of cache lines.
- 21. In a multiprocessor computer system with a plurality of processors and cache memory, an apparatus for cache flushing, comprising:

a list structure for tracking the status of a plurality of cache entries, wherein said list structure is located outside the cache;

Docket No.: 2207/11305

27388_1.DOC

a processor identification within said list structure for linking each of said plurality of cache entries to one of the plurality of processors;

a query mechanism for checking said list structure for the state of a cache entry identified with a processor;

a cache flush mechanism for flushing a cache entry linked to an identified processor and for modifying said list structure to reflect the flushed status.

- 22. An apparatus in accordance with claim 21, wherein: said list structure contains at least one bit for each cache line.
- 23. An apparatus in accordance with claim 21, wherein:
 said list structure contains at least one bit for each of a plurality of cache lines.
- 24. An apparatus in accordance with claim 21, wherein:
 said list structure is located on a die with at least one of the plurality of processors.
- 25. A method of flushing a cache, comprising:

 creating a table of cache entries separate from the cache;

 tracking modified cache entries in said table; and

 generating a write-back command from said table in response to a cache flush

 event.

Docket No.: 2207/11305 27388_1.DOC

- 26. A method in accordance with claim 25, further comprising:
 generating an invalidate command in response to a cache flush event.
- 27. A method in accordance with claim 25, further comprising: repeating the procedure for each level of cache.
- 28. A method in accordance with claim 25, further comprising: querying said table in response to a snoop command.
- 29. A method in accordance with claim 25, further comprising writing-back modified cache entries to memory.
- 30. A method in accordance with claim 25, further comprising: writing-back modified cache entries to a high level cache.